Microsemi IGLOO2 Highly-integrated FPGAs |
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
Microsemi's IGLOO®2 FPGAs, targeted at the cost-optimized FPGA market with up to 150K Logic Elements, integrate fourth generation flash-based FPGA fabric and high performance communications interfaces on a single chip. The IGLOO2 FPGAs offer a cost optimized FPGA with best-in-class feature integration coupled with the lowest power, highest reliability and most advanced security in the industry. IGLOO2 Evaluation Kit!Microsemi's IGLOO2 FPGA Evaluation Kit is the lowest cost FPGA platform for developing cost-optimized FPGA designs using Microsemi's IGLOO2 FPGA, which offers best-in-class feature integration coupled with the lowest power, highest reliability and most advanced security in the industry. The IGLOO2 Evaluation Kit makes it easy to develop transceiver I/O-based FPGA designs to build PCI Express and Gigabit Ethernet based systems. The board is also small form-factor PCIe compliant which will allow quick prototyping an evaluation using any desktop PC or laptop with a PCIe slot. The IGLOO2 FPGA Evaluation Kit
The board includes an RJ45 interface to 10/100/1000 Ethernet, 512MB of LPDDR, 64MB SPI Flash, USB-UART connections as well as I2C, SPI and GPIO headers. The kit includes a 12V power supply but can also be powered via the PCIe edge connector. Also included is a free Gold License for the Libero SoC software toolset to enable FPGA development and to utilize the reference designs made available with the kit. A FlashPro4 JTAG programmer is also included for programming and debugging. Kit Contents
Order your IGLOO2 FPGA Evaluation Kit Hardware Feature Overview
Best-In-Class: Integration, Power, Reliability & Security
IGLOO2 Block DiagramMicrosemi's IGLOO2 FPGAs continue the company's focus on addressing the needs of today's cost optimized FPGA markets by providing a LUT based fabric, 5G transceivers, high speed GPIO, block RAM and DSP blocks in a differentiated, cost and power optimized architecture. This next generation IGLOO2 architecture offers up to 5X more logic density and 3X more fabric performance than its predecessors and combines a non-volatile Flash based fabric with the highest number of general purpose I/O, 5G SERDES interfaces and PCI Express end points when compared to other products in its class. ![]() Acronyms
Product FamilyView all IGLOO2 FPGAs
* Total logic may vary based on utilization of DSP and memories in your design. Please see the IGLOO2 Fabric UG for details Packaging and I/Os
* Preliminary Datasheets
Packaging DataPackage Mechanical Drawings (Revision 46)
Silicon and Software User's GuideIGLOO2 FPGA Fabric User's Guide IGLOO2 FPGA High Performance Memory Subsystem User's Guide IGLOO2 FPGA High Speed DDR Interfaces User's Guide IGLOO2 FPGA High Speed Serial Interfaces User's Guide IGLOO2 FPGA Clocking Resources User's Guide IGLOO2 FPGA Low Power Design User's Guide IGLOO2 FPGA Reliability and Security User's Guide IGLOO2 FPGA System Controller User's Guide IGLOO2 FPGA Programming User's Guide IGLOO2 System Builder User's Guide IGLOO2 FPGA Fabric DDR Controller Configuration
IGLOO2 HPMS DocumentsIGLOO2 HPMS DDR Bridge Configuration IGLOO2 HPMS Single Error Correct / Double Error Detect (SECDED) Configuration IGLOO2 HPMS Embedded Nonvolatile Memory (eNVM) Configuration IGLOO2 HPMS Security Configuration IGLOO2 HPMS AHB Bus Matrix Configuration IGLOO2 HPMS DDR Controller Configuration
Application NotesAC394:Layout Guidelines for SmartFusion2/IGLOO2-Based Board Design App Note
Errata |
Microsemi Part SearchBrochures/BriefsWhite Papers
Design SoftwareVideos |
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||